

7-31-00

A

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)***(Only for new nonprovisional applications under 37 CFR 1.53(b))*Docket No.  
11675.76.1.1Total Pages in this Submission  
23**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**INTERLEVEL DIELECTRIC STRUCTURE AND METHOD OF FORMING SAME**

and invented by:

**Gurtej S. Sandhu, Anand Srinivasan and Ravi Iyer**If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP) of prior application No.: 09/249,659

Which is a:

☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP) of prior application No.: 08/677,514

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 23 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☒ Cross References to Related Applications *(if applicable)*
  - c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*
  - d. ☐ Reference to Microfiche Appendix *(if applicable)*
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings *(if drawings filed)*
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
11675.76.1.1

Total Pages in this Submission  
23

## Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)
- a. ☒ Formal Number of Sheets 5
- b. ☐ Informal Number of Sheets \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☐ Newly executed (original or copy) ☐ Unexecuted
- b. ☒ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. ☐ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☒ Incorporation By Reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer Program in Microfiche (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (identical to computer copy)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class ☒ Express Mail (Specify Label No.): EL 569 075 024 US

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
11675.76.1.1

Total Pages in this Submission  
23

## Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)

16. ☐ Additional Enclosures (please identify below):

## Fee Calculation and Transmittal

### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	34	- 20 =	14	x \$18.00	\$252.00
Indep. Claims	5	- 3 =	2	x \$78.00	\$156.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$1,098.00

- ☒ A check in the amount of see from 710-2038 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).



Signature

Bradley K. DeSandro, Reg. No. 34,521

Dated: July 27, 2000



22901

PATENT TRADEMARK OFFICE

CC:

**TRANSMITTAL LETTER  
(General - Patent Pending)**

Docket No.  
11675.76.1.1

In Re Application Of: Sandhu et al.

Serial No.  
Not yet assigned

Filing Date  
Herewith

Examiner  
Not yet assigned

Group Art Unit  
Not yet assigned

Title: INTERLEVEL DIELECTRIC STRUCTURE AND METHOD OF FORMING SAME


TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is:

Utility Patent Application Transmittal Letter (3 pgs); Divisional Pat. App. (23 pgs); Five (5) Sheets of Formal Drawings; Assignment; Declaration; Form PTO-2038; Certificate of Mailing by Express Mail No. EL 569 075 024 US; Postcard

in the above identified application.

- ☐ No additional fee is required.
- ☒ A check in the amount of see form PTO-2038 is attached.
- ☒ The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of
- ☒ Credit any overpayment.
- ☒ Charge any additional fee required.

  
Signature

Bradley K. DeSandro, Reg. No. 34,521

Dated: July 27, 2000



22901


PATENT TRADEMARK OFFICE

I certify that this document and fee is being deposited on \_\_\_\_\_ with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Signature of Person Mailing Correspondence

Typed or Printed Name of Person Mailing Correspondence

CC:



**CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)**

Applicant(s): Sandhu et al.

Docket No.

11675.76.1.1

Serial No.

Not yet assigned

Filing Date

Herewith

Examiner

Not yet assigned

Group Art Unit

Not yet assigned

Invention: INTERLEVEL DIELECTRIC STRUCTURE AND METHOD OF FORMING SAME



22901

PATENT, TRADEMARK OFFICE

I hereby certify that this Divisional Patent Application and related documents

(Identify type of correspondence)

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under

37 CFR 1.10 in an envelope addressed to: The Assistant Commissioner for Patents, Washington, D.C. 20231 on

July 28, 2000

(Date)

Peggy R. Huft

(Typed or Printed Name of Person Mailing Correspondence)

(Signature of Person Mailing Correspondence)

EL 569 075 024 US

("Express Mail" Mailing Label Number)

Note: Each paper must have its own certificate of mailing.

## INVENTOR INFORMATION

Inventor One Given Name:: Gurtej  
Family Name:: Sandhu  
Postal Address Line One:: 2964 East Parkriver Drive  
City:: Boise  
State or Province:: Idaho  
Country:: USA  
Postal or Zip Code:: 83706  
City of Residence:: Boise  
State or Province of Residence:: Idaho  
Country of Residence:: USA  
Citizenship Country:: UK  
Inventor Two Given Name:: Anand  
Family Name:: Srinivasan  
Postal Address Line One:: 670 South Clearwater #201  
City:: Boise  
State or Province:: Idaho  
Country:: USA  
Postal or Zip Code:: 83712  
City of Residence:: Boise  
State or Province of Residence:: Idaho  
Country of Residence:: USA  
Citizenship Country:: India  
Inventor Three Given Name:: Ravi  
Family Name:: Iyer  
Postal Address Line One:: 5600 South Fuchsia  
City:: Boise  
State or Province:: Idaho  
Country:: USA  
Postal or Zip Code:: 83705  
City of Residence:: Boise  
State or Province of Residence:: Idaho  
Country of Residence:: USA  
Citizenship Country:: India

## CORRESPONDENCE INFORMATION

Name Line One:: Bradley K. DeSandro  
Name Line Two:: WORKMAN, NYDEGGER & SEELEY  
Address Line One:: 1000 Eagle Gate Tower  
Address Line Two:: 60 East South Temple  
City:: Salt Lake City  
State or Province:: Utah  
Country:: USA  
Postal or Zip Code:: 84111  
Telephone One:: 801-533-9800  
Fax One:: 801-328-1707  
Electronic Mail One:: phuft@wnspat.com

APPLICATION INFORMATION

Title Line One:: INTERLEVEL DIELECTRIC STRUCTURE AND METH  
Title Line Two:: OD OF FORMING SAME  
Total Drawing Sheets:: 5  
Formal Drawings?:: Yes  
Application Type:: Utility  
Docket Number:: 11675.76.1.1  
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 22901  
Registration Number One:: 34521

CONTINUITY INFORMATION

This application is a:: DIVISION OF  
> Application One:: 09/249,659  
Filing Date:: 02-12-1999

Which is a::DIVISION OF  
>> Application Two:: 08/677,514  
Filing Date:: 07-10-1996

Source:: PrintEFS Version 1.0.1

Express Mailing Label No. EL 569 075 024 US

Docket No. 11675.76.1.1

**UNITED STATES PATENT APPLICATION**

of

**GURTEJ S. SANDHU**

**ANAND SRINIVASAN**

and

**RAVI IYER**

for

**INTERLEVEL DIELECTRIC STRUCTURE**

**AND METHOD OF FORMING SAME**



1 **1. Related Applications**

2 This application is a divisional of application serial number 09/249,659, filed on  
3 February 12, 1999, which is a divisional application of serial number 08/677,514, filed on  
4 July 10, 1996, titled Interlevel Dielectrics and Methods for Forming the Same, both of which  
5 are incorporated herein by reference.

6 **BACKGROUND OF THE INVENTION**

7 **2. The Field of the Invention**

8 The present invention relates to the design and manufacture of interlevel dielectrics  
9 in the manufacture of semiconductor devices. More particularly, the present invention relates  
10 to the design and manufacture of interlevel dielectrics in the manufacture of semiconductor  
11 devices in which the dielectric constant of the interlevel dielectric is less than about 3.6.

12 **3. The Relevant Technology**

13 The continuing trend in the semiconductor industry of squeezing more and more  
14 circuit devices into a given area has resulted in significant improvements in the performance  
15 of individual integrated circuits and of electronic devices that employ integrated circuits. In  
16 a typical integrated circuit, individual circuit elements or groups of elements are generally  
17 electrically connected together by a metallization process, in which layers of metal are  
18 deposited and patterned to form metal lines which complete the circuit as designed. Multiple  
19 metal layers are often employed. Metal lines within patterned metal layers are insulated by  
20 layers known as interlevel dielectrics. The interlevel dielectrics insulate the metal lines from  
21 any undesired electrical contact both with other metal lines, whether in the same or another  
22 metal layer, and with other circuit elements.

23 The capacitance between two conductive materials is also affected by the material  
24 as well as the distance between them. The ratio of the capacitance between two conductors  
25 with a given material between them to the capacitance of the same two conductors with  
26

1 nothing (a vacuum) between them is known as the dielectric constant of the given material.  
2 Thus a material with a high dielectric constant placed between two conductors increases the  
3 capacitance between the two conductors.

4 The increasing density of integrated circuits has resulted in unneeded capacitance  
5 between metal lines in an integrated circuit due to metal line coupling capacitance. The  
6 unneeded capacitance slows circuit performance by causing too much buildup of charge  
7 where none is needed, thus slowing the buildup of charge at circuit elements where it is  
8 needed.

9 One way to decrease unneeded capacitance between metal lines in an integrated  
10 circuit is to decrease the dielectric constant of the material between them. Silicon dioxide,  
11 the material of choice for interlevel dielectrics, has a relatively high dielectric constant.  
12 Replacing silicon dioxide with a material having a lower dielectric constant would thus  
13 provide reduced capacitance. Useable materials having a low dielectric constant (e.g. less  
14 than about 3.6.) are generally much less stable than silicon dioxide and are thus unable to  
15 reliably protect the metal lines, and are unable withstand further processing.

16 One way to gain some of the benefits of low dielectric constant materials is shown  
17 in Figure 1. Figure 1 is a partial cross section of a partially formed integrated circuit  
18 device. A substrate or lower layer 12 has a first dielectric layer 14 comprised of a traditional  
19 dielectric material such as silicon dioxide. Lines of conductive material 16, typically metal,  
20 overlie first dielectric layer 14. A material with a dielectric constant lower than that of  
21 silicon dioxide 18 is located in between lines of conductive material 16. Lines of conductive  
22 material 16 together with low dielectric constant dielectric material 18 are covered by a  
23 second dielectric layer 21 comprised of a traditional dielectric material such as silicon  
24 dioxide. Second dielectric layer 21 together with first dielectric layer 14 isolate low  
25 dielectric constant dielectric material 18 from other portions of the integrate circuit. Second  
26

1 dielectric layer 21 allows further processing, including formation of contact holes for  
2 contacting lines of conductive material 16 such as contact hole 46, without exposing  
3 dielectric material 18 to processing agents.

4 While the structure shown in Figure 1 results in decreased capacitance between  
5 adjacent pairs of metal lines, further decrease is needed to allow increasing miniaturization  
6 and high speed operation of ever denser integrated circuits.



1 polished back to the additional layer. The additional layer is then optionally removed before  
2 a second dielectric layer is deposited over all.

3 Yet another preferred method for forming the interlevel dielectric structure includes  
4 providing a metal layer on a first dielectric layer, then patterning the metal layer with an over  
5 etch into but not through the first dielectric layer to form metal lines with spaces  
6 therebetween. A thin layer of silicon dioxide is then deposited by a method providing  
7 preferential deposition on the upper surfaces of the metal lines. The thin layer of silicon  
8 dioxide is then optionally etched, and a dielectric material is then deposited to fill the spaces  
9 and is then etched or chemically mechanically polished back. A second dielectric layer is  
10 then deposited over all.

11 The above briefly described methods allow reliable formation of a desired interlevel  
12 dielectric structure, which structure provides reduced total capacitance between adjacent  
13 conductive lines needed for further miniaturization of integrated circuits.  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

## **BRIEF DESCRIPTION OF THE DRAWINGS**

In order that the manner in which the above-recited and other advantages and objects of the invention are obtained may be more fully explained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments and applications thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments and applications of the invention and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

Figure 1 is a partial cross section of a partially formed integrated circuit device.

Figure 2 is a partial cross section of a partially formed integrated circuit device having a structure formed during the practice of a method of the present invention.

Figure 3 is a partial cross section of a partially formed integrated circuit device for use with a method of the present invention.

Figure 4 is a cross section of the structure shown in Figure 3 after further processing, and having a structure formed by a method of the present invention.

Figure 5 is a partial cross section of a partially formed integrated circuit device showing features formed during the practice of a method of the present invention.

Figure 6 is a partial cross section of a partially formed integrated circuit device depicting facet etching of a bread-loafed dielectric on metallization lines.

Figure 7 is a cross section of the structure shown in Figure 5 after further processing, and having a structure formed by a method of the present invention.

Figure 8 is a partial cross section of a partially formed integrated circuit device showing features formed during the practice of a method of the present invention.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26

Figure 9 is a cross section of the structure shown in Figure 8 after further processing,  
having a structure formed by a method of the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention introduces an interlevel dielectric structure having a dielectric material between conductive lines with a lower surface of the dielectric material below a lower surface of the conductive lines, and an upper surface of the dielectric material above an upper surface of the conductive lines. The present invention also provides various methods for constructing the inventive structure. Because silica glass is used extensively in this art as a dielectric, and its dielectric constant is about 3.8, we define the interlevel dielectric material as one having a dielectric constant below about 3.6, preferably below about 2.9, and most preferably below about 2.2.

A preferred embodiment of the structure of the present invention is shown in Figure 2. A substrate or underlying layer(s) 12 of a semiconductor device is overlaid with a first dielectric layer 14, typically comprised of silicon dioxide, and having an upper surface 22. Lines of conductive material 16 with spaces therebetween extend (perpendicular to the plane of Figure 2) along upper surface 22 of first dielectric layer 14. Each of the lines of conductive material 16 has a lower surface 24 and an upper surface 26, with lower surfaces 24 being in contact with upper surface 22 of first dielectric layer 14. Lines of conductive material 16 are typically metal such as aluminum or copper, but may be comprised of other conductive materials such as polysilicon, aluminum, copper, tungsten, and multiple layers of TiN/Al/TiN, TiN/Al/Ti, W/TiN/Ti, or any combinations thereof.

A second dielectric layer 20 overlies lines of conductive material 16, with a lower surface 28 of second layer of dielectric material 20 being in contact with upper surfaces 26 of lines of conductive material 16.

Dielectric material 17, comprised of polytetrafluoroethylene (PTFE) or other suitable material, is situated in the spaces between lines of conductive material 16. Dielectric material 17 has an upper surface 32 higher than the upper surfaces 26 of lines of conductive



1 material 16 adjacent thereto, and a lower surface 30 lower than the lower surfaces 24 of lines  
2 of conductive material 16 adjacent thereto.

3 The extension of dielectric material 17 below and above lines of conductive material  
4 16 significantly reduces capacitance between adjacent pairs of lines of conductive material  
5 16.

6 The electric field formed by a potential difference applied across an adjacent pair of  
7 lines of conductive material 16 is strongest in a direct line and centrally between the adjacent  
8 pair, such as along dashed line N in Figure 2. But the electric field so formed also extends  
9 to a fringe area not in a direct line between the adjacent pair, such as along dashed line F in  
10 Figure 2. The field in this area, called the fringe, is associated with a portion of the total  
11 capacitance, the portion called herein "fringe capacitance," between the adjacent pair.

12 The portion of the total capacitance included in fringe capacitance increases as  
13 aspect ratio (height/width) of lines of conductive material 16 decreases, and can be a  
14 significant fraction of total capacitance at low aspect ratios. The extension of dielectric  
15 material 17 below and above lines of conductive material 16 provides a low dielectric  
16 material in the fringe areas of the electric field, thus reducing fringe capacitance and total  
17 capacitance accordingly.

18 While dielectric material 17 extends below and above lines of conductive material  
19 16, it does not extend directly over surface 26 or under surface 24. This allows formation  
20 of contact holes such as contact hole 48 without exposing dielectric material 17 to processing  
21 agents that could degrade dielectric material 17 or upper surface 26 at contact hole 48.

22 The above structure and variations thereon may be formed in a variety of ways,  
23 presently preferred examples of which will be described below.

24 One preferred method of forming a structure of the present invention includes  
25 providing a first dielectric layer 14 over the surface of a substrate of an underling layer 12,  
26

1 then forming a conductive layer 34 and an additional layer 36 thereover, as shown in  
2 Figure 3. Conductive layer 34 and additional layer 36 are then patterned by forming and  
3 patterning a mask layer over additional layer 36, and then etching additional layer 36,  
4 conductive layer 34, and a portion of first dielectric layer 14 at areas that are left exposed  
5 through the mask layer. This results in spaces between adjacent remaining portions of  
6 conductive layer 34.

7 Dielectric material 17 is then deposited to fill these spaces, and then removed from  
8 the top downward to at least the top of the remaining portions of additional layer 36 by an  
9 etch back or by chemical mechanical polishing. A second dielectric layer 21 is then  
10 deposited over the substrate, resulting in the structure shown in Figure 4.

11 In Figure 4, lines of conductive material 16 are formed of the remaining portions of  
12 conductive layer 34. Dielectric material 17 is deposited between lines of conductive material  
13 16. If additional layer 36 is comprised of a suitable dielectric such as silicon dioxide, the  
14 remaining portions of additional layer 36 may be incorporated into the inventive structure  
15 as shown. Thus the remaining portion of additional layer 36 in Figure 4, together with  
16 second dielectric layer 21, correspond to the depiction seen in Figure 2 as second dielectric  
17 layer 20.

18 If additional layer 36 is not a dielectric, such as if titanium is used, for example, then  
19 the remaining portions of layer 36 shown in Figure 4 are removed by an appropriate process  
20 immediately before the deposition of second dielectric layer 20. This alternative additional  
21 process step results in a structure like that which is shown in Figure 2.

22 Another preferred method of forming a structure of the present invention includes  
23 providing a first dielectric layer over a substrate or an underlying layer, then depositing and  
24 patterning a conductive layer over the first dielectric layer. During patterning of the  
25 conductive layer, the conductive layer is over etched such that the first dielectric layer is  
26

1 etched partially with the same pattern. Next, an additional layer is deposited over the  
2 patterned metal layer by a deposition method having poor step coverage.

3 The results of the above steps are shown in Figure 5. First dielectric layer 14 has  
4 been formed on substrate or underlying layer 12, and a conductive layer has been deposited  
5 and patterned, leaving lines of conductive material 16. Additional layer 38 has been  
6 deposited by a deposition method having poor step coverage. This results in additional layer  
7 38 being formed substantially only on the upper surfaces of lines of conductive material 16  
8 as shown.

9 If additional layer 38 is comprised of a suitable dielectric material, the further  
10 process steps may proceed as before, with deposition and partial top-down removal of  
11 dielectric material 17 and deposition of second dielectric layer 21, resulting in the structure  
12 shown in Figure 7. The remaining portions of additional layer 38 are incorporated into the  
13 inventive structure as shown, so that the remaining portion of additional layer 38 in Figure  
14 5 together with second dielectric layer 21 in Figure 7, correspond to the depiction seen in  
15 Figure 2 as second dielectric layer 20.

16 Silicon dioxide is the currently preferred material for additional layer 38, with  
17 deposition by a silane and oxygen plasma enhanced chemical vapor deposition (PECVD)  
18 being the preferred poor step coverage deposition method.

19 Figure 6 illustrates an optional etch step that may be included immediately after  
20 deposition of additional layer 38 to remove lateral buildup of additional layer 38. The  
21 preferred etch is a facet etch, and is preferably performed in an argon or an argon-plus-  
22 fluorine based plasma. In a facet etch, additional layer 38 is etched slower at a top surface  
23 thereof than it is etched at a corner thereof which connects the top surface to a lateral surface  
24 thereof. The facet etch has the effect of removing substantially all of the lateral buildup  
25 portions of additional layer 38 and the removed portions redeposit in semi-triangular form  
26

1 at the base of the lines of conductive material 16 and first dielectric layer 14 interface. A  
2 continuous but thin lateral layer of additional layer 38 also deposits down the sides of lines  
3 of conductive material 16. Further processing as above then results in a structure like that  
4 which is shown in Figure 4, with the remaining portions of layer of additional material 36  
5 corresponding to the remaining portions of additional layer 38. The redeposited fraction of  
6 additional material 38, however, remains thinly on the sides of lines of conductive material  
7 16 and first dielectric layer 14.

8 If additional layer 38 is not a dielectric, or is otherwise not suitable to remain in  
9 place in the inventive structure, then additional layer 38 is removed by an appropriate process  
10 immediately before the deposition of second dielectric layer 21. This alternative additional  
11 process step results in a structure that is like that shown in Figure 2.

12 In yet another presently preferred method for forming a structure of the present  
13 invention, a first dielectric layer is provided over a substrate or an underlying layer, then a  
14 metal layer is deposited and patterned to form metal lines over the first dielectric layer.  
15 During patterning of the metal layer, the metal layer is over etched such that the first  
16 dielectric layer is etched partially with the same pattern. A thin silicon dioxide layer is then  
17 deposited conformably over the metal lines by a deposition process that deposits  
18 preferentially on the upper surface of the metal lines.

19 The above process results generally in the structure shown in Figure 8. First  
20 dielectric layer 14 is formed on substrate 12. Metal lines in the preferred form of aluminum  
21 lines 40 have been formed on first dielectric layer 14, and first dielectric layer 14 has been  
22 over etched in the same pattern as aluminum lines 40. A titanium nitride film 42 from a  
23 photolithography process used to pattern aluminum lines 40 remains on the upper surface of  
24 aluminum lines 40. While not required, inclusion of titanium nitride film 42 is presently  
25 preferred.  
26

1 The preferred deposition process for selectively depositing a thin silicon dioxide  
2 layer 44 is an ozone based TEOS process, which preferentially deposits on TiN over silicon  
3 dioxide. Preferably, silicon dioxide layer 44 will be deposited only on titanium nitride  
4 film 42 and not on the sidewall of aluminum lines 40 as shown in Figure 8.

5 After deposition of silicon dioxide layer 44, the process may continue as with the  
6 other above processes by deposition and partial removal of a dielectric material 17, followed  
7 by deposition of second dielectric layer 21, resulting in the structure shown in Figure 9.  
8 Silicon dioxide layer 44 is incorporated into the inventive structure as shown, so that silicon  
9 dioxide layer 44 together with second dielectric layer 21 correspond to the depiction seen in  
10 Figure 2 as second dielectric layer 20.

11 As an alternative process step, an etch such as a facet etch in an argon or an argon-  
12 plus-fluorine based plasma may be performed on silicon dioxide layer 44 after the deposition  
13 thereof.

14 The present invention may be embodied in other specific forms without departing  
15 from its spirit or essential characteristics. The described embodiments are to be considered  
16 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,  
17 indicated by the appended claims and their combination in whole or in part rather than by the  
18 foregoing description. All changes which come within the meaning and range of equivalency  
19 of the claims are to be embraced within their scope.

20 What is claimed and desired to be secured by United States Letters Patent is:  
21  
22  
23  
24  
25  
26

1. A method of forming an interlevel dielectric comprising the steps of:
  - providing a first dielectric layer over a surface of a substrate situated on a semiconductor wafer;
  - depositing a conductive layer on said first dielectric layer;
  - depositing an additional layer on said conductive layer;
  - patterning said conductive layer and said additional layer by forming a patterned mask layer on said additional layer, and etching through said additional layer and said conductive layer and into said first dielectric layer, leaving a space between adjacent remaining portions of said conductive layer, said adjacent remaining portions of said conductive layer forming lines of conductive material;
  - depositing a layer of dielectric material having a dielectric constant of less than about 3.6 to fill said space;
  - removing said layer of dielectric material from the top thereof downward to at least to the level of the top of said additional layer; and
  - depositing a second dielectric layer over all layers on said surface of said substrate.
2. The method as defined in Claim 1, further comprising the step, to be performed after said step of removing said layer of dielectric material and before said step of depositing a second dielectric layer, of removing said additional layer on said lines of conductive material.
3. The method as defined in Claim 2, wherein said additional layer comprises titanium.

- 1 4. The method as defined in Claim 2, wherein said additional layer comprises TiN.
- 2
- 3 5. The method as defined in Claim 1, wherein at least one said first and second
- 4 dielectric layers comprises silicon dioxide.
- 5
- 6 6. The method as defined in Claim 1, wherein said dielectric material comprises PTFE.
- 7
- 8 7. The method as defined in Claim 1, wherein said additional layer comprises silicon
- 9 dioxide.
- 10
- 11 8. The method as defined in Claim 1, wherein said step of removing said layer of
- 12 dielectric material comprises an etch back step.
- 13
- 14 9. The method as defined in Claim 1, wherein said step of removing said layer of
- 15 dielectric material comprises a chemical mechanical polishing step.
- 16
- 17 10. The method as defined in Claim 1, wherein said conductive material is selected from
- 18 the group consisting of polysilicon, aluminum, copper, tungsten, and multiple layers
- 19 of TiN/Al/TiN, TiN/Al/Ti, W/TiN/Ti, or any combinations thereof.
- 20
- 21
- 22
- 23
- 24
- 25
- 26

11. A method of forming an interlevel dielectric comprising the steps of:
- providing a first dielectric layer over a surface of a substrate situated on a semiconductor wafer;
  - depositing a conductive layer on said first dielectric layer;
  - patterning said conductive layer by
    - forming a mask layer on said conductive layer, and
    - etching through said conductive layer and into said first dielectric layer, leaving a space between adjacent remaining portions of said conductive layer, said adjacent remaining portions of said conductive layer forming lines of conductive material each having an upper surface;
  - depositing an additional layer on the upper surfaces of lines of conductive material and on said first dielectric layer;
  - depositing a layer of dielectric material having a dielectric constant of less than about 3.6 to fill said space;
  - removing said layer of dielectric material from the top thereof downward to at least to the level of the top of said additional layer; and
  - depositing a second dielectric layer over all layers on said surface of said substrate.
12. The method as defined in Claim 11, wherein depositing an additional layer comprises depositing a layer of silicon dioxide by silane and oxygen based plasma enhanced chemical vapor deposition.



- 1 13. The method as defined in Claim 11, further comprising, after depositing an  
2 additional layer and before depositing a layer of dielectric material, of etching said  
3 additional layer.  
4
- 5 14. The method as defined in Claim 13, wherein said additional layer has a top surface  
6 extending to a lateral surface at a corner, and wherein said step of performing an  
7 etch on said additional layer etches the corner of the additional layer faster than the  
8 top surface of the additional layer.  
9
- 10 15. The method as defined in Claim 13, wherein said additional layer comprises silicon  
11 dioxide and wherein said step of performing an etch on said additional layer etches  
12 in an argon or an argon-plus-fluorine based plasma.  
13
- 14 16. The method as defined in Claim 11, wherein at least one of said first and second  
15 dielectric layers comprises silicon dioxide.  
16
- 17 17. The method as defined in Claim 11, wherein said dielectric material comprises  
18 PTFE.  
19
- 20 18. The method as defined in Claim 11, wherein said additional layer comprises silicon  
21 dioxide.  
22
- 23 19. The method as defined in Claim 11, wherein said step of removing said layer of  
24 dielectric material comprises an etch back step.  
25  
26

- 1 20. The method as defined in Claim 11, wherein said step of removing said layer of  
2 dielectric material comprises a chemical mechanical polishing step.  
3
- 4 21. The method as defined in Claim 11, wherein said conductive material is selected  
5 from the group consisting of polysilicon, aluminum, and copper.  
6
- 7 22. A method of forming an interlevel dielectric comprising the steps of:  
8 providing a first dielectric layer over a surface of a substrate situated on a  
9 semiconductor wafer;  
10 depositing a metal layer on said first dielectric layer;  
11 patterning said metal layer by  
12 forming a mask layer on said metal layer, and  
13 etching through said metal layer and into said first dielectric layer,  
14 leaving a space between adjacent remaining portions of said metal layer, said  
15 adjacent remaining portions of said metal layer forming metal lines each  
16 having an upper surface;  
17 depositing a thin layer of silicon dioxide conformably over said metal lines  
18 and selectively on said upper surfaces of said metal lines;  
19 depositing a layer of dielectric material having a dielectric constant of less  
20 than about 3.6 to fill said space;  
21 removing said layer of dielectric material from the top thereof downward to  
22 at least to the level of the top of said additional layer; and  
23 depositing a second dielectric layer over all layers on said surface of said  
24 substrate.  
25  
26

- 1 23. The method as defined in Claim 22, wherein said step of depositing a layer of  
2 silicon dioxide conformably over said metal lines and selectively on said upper  
3 surfaces of said metal lines comprises an ozone-based TEOS deposition.  
4
- 5 24. The method as defined in Claim 22, wherein said metal lines comprise aluminum  
6 with a titanium nitride film on said upper surface of said metal lines.  
7
- 8 25. The method as defined in Claim 22, further comprising, after depositing a layer of  
9 silicon dioxide conformably over said metal lines and before depositing a layer of  
10 dielectric material, of etching said additional layer.  
11
- 12 26. The method as defined in Claim 25, wherein said additional layer has a top surface  
13 extending to a lateral surface at a corner, and wherein said step of performing an  
14 etch on said additional layer etches the corner of the additional layer faster than the  
15 top surface of the additional layer.  
16
- 17 27. The method as defined in Claim 26, wherein said additional layer comprises silicon  
18 dioxide and wherein said step of performing an etch on said additional layer etches  
19 in an argon or an argon-plus-fluorine based plasma.  
20
- 21 28. The method as defined in Claim 22, wherein at least one of said first and second  
22 dielectric layers comprises silicon dioxide.  
23
- 24 29. The method as defined in Claim 22, wherein said dielectric material comprises  
25 PTFE.  
26

- 1
- 2 30. The method as defined in Claim 22, wherein said additional layer comprises silicon
- 3 dioxide.
- 4
- 5 31. The method as defined in Claim 22, wherein said step of removing said layer of
- 6 dielectric material comprises an etch back step.
- 7
- 8 32. The method as defined in Claim 22, wherein said step of removing said layer of
- 9 dielectric material comprises a chemical mechanical polishing step.
- 10
- 11 33. The method as defined in Claim 22, wherein said metal layer comprises at least one
- 12 of aluminum or copper.
- 13
- 14 34. A method of forming an interlevel dielectric comprising:
- 15 providing a first dielectric layer over a surface of a substrate;
- 16 forming a conductive layer on said first dielectric layer;
- 17 forming an additional layer on said conductive layer;
- 18 forming lines of conductive material having spaces therebetween from the
- 19 conductive layer;
- 20 filling the spaces between the lines of conductive material with dielectric
- 21 material having a dielectric constant of less than about 3.6;
- 22 forming a second dielectric layer on the additional layer.
- 23
- 24
- 25
- 26

- 1 35. A method of forming an interlevel dielectric comprising:
- 2 providing a first dielectric layer over a surface of a substrate;
- 3 forming a conductive layer on said first dielectric layer;
- 4 forming an additional layer on said conductive layer;
- 5 etching through said additional layer and said conductive layer and into said
- 6 first dielectric layer, leaving a space between adjacent remaining portions of said
- 7 conductive layer, said adjacent remaining portions of said conductive layer forming
- 8 lines of conductive material;
- 9 filling the spaces between adjacent remaining portions of said conductive
- 10 layer with dielectric material having a dielectric constant of less than about 3.6;
- 11 forming a second dielectric layer on the additional layer.
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

# **ABSTRACT OF THE INVENTION**

An interlevel dielectric structure includes first and second dielectric layers between which are located lines of a conductive material with a dielectric material in spaces between the lines of conductive material, with the lower surface of the dielectric material extending lower than the lower surface of lines of conductive material adjacent thereto, and the upper surface of the dielectric material extending higher than the upper surface of conductive material adjacent thereto, thus reducing fringe and total capacitance between the lines of conductive material. The dielectric material, which has a dielectric constant of less than about 3.6, does not extend directly above the upper surface of the lines of conductive material, allowing formation of subsequent contacts down to the lines of conductive material without exposing the dielectric material to further processing. Various methods for forming the interlevel dielectric structure are disclosed.

G:\DATA\PAT\76-1-1 PAT




FIG. 1  
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

DECLARATION, POWER OF ATTORNEY, AND PETITION

We, Gurtej Sandhu, a citizen of the United Kingdom, Anand Srinivasan, a citizen of India, and Ravi Iyer, a citizen of India, declare: that we are citizens as stated above; that our residences and post office addresses are 2964 East Parkriver Drive, Boise, Idaho, 83706, 670 South Clearwater, #201, Boise, Idaho, 83712, and 5600 South Fuchsia, Boise, Idaho, 83705, respectively; that we verily believe we are the original, first, and joint inventors of the subject matter of the invention or discovery entitled INTERLEVEL DIELECTRIC STRUCTURE AND METHODS FOR FORMING THE SAME for which a patent is sought and which is described and claimed in the specification attached hereto; that we have reviewed and understand the contents of the above-identified specification, including the claims referred to, and that we acknowledge the duty to disclose information which is material to the examination of this application in accordance with Section 1.56(a) of Title 37 of the Code of Federal Regulations.

We declare further that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.



Wherefore, we pray that Letters Patent be granted to us for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and this petition.

Signed at Boise, Idaho, this 5<sup>th</sup> day of July, 1996.

Inventor: Gurtej Sandhu  
Gurtej Sandhu  
2964 East Parkriver Drive  
Boise, ID 83706

Signed at BOISE, Idaho, this 5<sup>th</sup> day of JULY, 1996.

Inventor: Anand Srinivasan  
Anand Srinivasan  
670 South Clearwater, #201  
Boise, ID 83712

Signed at BOISE, Idaho, this 5<sup>th</sup> day of JULY, 1996.

Inventor: Ravi Iyer  
Ravi Iyer  
5600 South Fuchsia  
Boise, ID 83705